

1 / 10





Fig. 1



2 / 10

10




Fig. 3




Fig. 5

00000000-0000-0000-0000-000000000000




Fig. 8




Fig. 6A





Fig. 6B

↓ to Fig. 6C


**Fig. 6C**


**6/10**



TO MEMORY COMMAND PARSER

*Fig. 6D*






**Fig. 7A**

↓ To Fig. 7B

**Fig. 7B**

9/10

From Fig. 7A



10/10

500

EXTERNAL  
CLOCK

504

SECONDARY  
ONE-WIRE  
MASTER  
CONTROLLER

508

TIMING AND  
CONTROL LOGICONE-WIRE  
DEVICE  
EMULATORMASTER  
ONE-WIRE  
CONTROLLER  
512

506

ADDITIONAL  
SECONDARY  
ONE-WIRE  
MASTER  
CONTROLLER(S)

510

DATA BUFFER  
MEMORY

502

EXTERNAL DATA SOURCE

514

SLAVE  
ONE-WIRE  
DEVICE(S)

516

ADDITIONAL  
SLAVE  
ONE-WIRE  
DEVICE(S)

Fig. 9